In the Claims:

1. (Currently Amended) A semiconductor memory device, comprising:

a plurality of unit memory cells, wherein a unit memory cell comprises:

a first planar transistor in a semiconductor substrate; and

a vertical transistor disposed on the first planar transistor;

a second planar transistor in the semiconductor substrate, wherein the second planar transistor is electrically connected in series with the first planar transistor.

2. (Original) The semiconductor memory device of Claim 1, wherein the semiconductor memory device further comprises a plurality of word lines.

3. (Original) The semiconductor memory device of Claim 2, wherein one of the word lines comprises a gate of the second planar transistor.

4. (Original) The semiconductor memory device of Claim 1, wherein the first planar transistor includes a storage node, and wherein the storage node comprises the gate of the first planar transistor.

5. (Original) The semiconductor memory device of Claim 4, wherein the storage node further comprises the source of the vertical transistor.

6. (Original) The semiconductor memory device of Claim 4, wherein the first planar transistor further comprises a first conductive region and a second conductive region.

7. (Original) The semiconductor memory device of Claim 6, wherein the first planar transistor further comprises a channel region disposed between the first conductive region and the second conductive region, and wherein the storage node is disposed only on a first portion of the channel region.

8. (Original) The semiconductor memory device of Claim 7, wherein a portion of the first conductive region adjacent the channel is lightly doped as compared to a portion of the

second conductive region adjacent the channel.

9. (Original) The semiconductor memory device of Claim 8, wherein the vertical transistor further comprises a multi-junction storage pattern on the storage node, a data line on the multi-junction storage pattern, and a word line that is on the data line.

10. (Original) The semiconductor memory device of Claim 9, wherein the word line is also on the second channel region.

11. (Original) The semiconductor memory device of Claim 9, further comprising a capping insulation pattern between the data line and the word line.

12. (Original) The semiconductor memory device of Claim 1, wherein the first planar transistor and the second planar transistor have different threshold voltages.

13. (Withdrawn) A unit cell of a semiconductor memory device, comprising:

a substrate having a first conductive region and a second conductive region separated by a channel region;

a storage node disposed solely on a first portion of the channel region;

a multi-tunnel junction pattern on the storage node;

a data line on the multi-tunnel junction pattern; and

a word line on the data line, on sidewalls of the multi-tunnel junction pattern and the storage node and on a second portion of the channel region.

14. (Withdrawn) The unit cell of Claim 13, further comprising a gate insulation pattern between the storage node and the semiconductor substrate.

15. (Withdrawn) The unit cell of Claim 13, wherein a portion of the first conductive region adjacent the channel is only lightly doped while a portion of the second conductive region adjacent the channel is heavily doped.

16. (Withdrawn) The unit cell of Claim 13, further comprising a capping insulation

pattern between the data line and the word line.

17. (Withdrawn) The unit cell of Claim 13, wherein the first and second conductive regions, the channel region and the storage node comprise a first transistor.

18. (Withdrawn) The unit cell of Claim 17, wherein the storage node, the multi-junction pattern, the data line and the word line comprise a second transistor that is disposed in a perpendicular orientation with respect to the first transistor.

19. (Withdrawn) The unit cell of Claim 18, wherein the word line and the second portion of the channel region comprise a third transistor.

20. (Withdrawn) The unit cell of Claim 19, wherein the first transistor and the third transistor have different threshold voltages.

21. (Withdrawn) The unit cell of Claim 13, wherein the first portion of the channel region and the second portion of the channel region have different doping concentrations.

22-32. (Cancelled)

33. (Withdrawn) A semiconductor memory device, comprising:

a first planar transistor comprising a storage node, a first conductive region and a second conductive region in a semiconductor substrate, wherein the first conductive region and the second conductive region define a channel region therebetween, and wherein the storage node is only on a first portion of the channel region;

a vertical transistor comprising the storage node, a multi-tunnel junction pattern stacked on the storage node, a data line stacked on the multi-tunnel junction pattern, and a word line that is on the data line and on sidewalls of the storage node and the multi-tunnel junction pattern; and

a second planar transistor comprising the first and second conductive regions and a portion of the word line that is on a second portion of the channel region.

34. (Withdrawn) The semiconductor memory device of Claim 33, further comprising a gate insulating pattern between the storage node and the first portion of the channel region.

35. (Withdrawn) The semiconductor memory device of Claim 33, wherein a first threshold voltage associated with the first planar transistor is different than a second threshold voltage associated with the second planar transistor.

36. (Withdrawn) The semiconductor memory device of Claim 33, further comprising a gate interlayer insulator between the word line and sidewalls of the storage node, between the word line and sidewalls of the multi-tunnel junction pattern and between the word line and the second portion of the channel region.

37. (Withdrawn) The semiconductor memory device of Claim 33, further comprising a capping insulation pattern between the data line and the word line.

38. (Original) A semiconductor memory device, comprising:

a source region and a drain region in a semiconductor substrate;

a gate that is laterally offset from at least one of the source region and the drain region and provided on the substrate between the source region and the drain region;

a vertical transistor on the gate.

39. (Original) The semiconductor memory device of Claim 38, wherein the gate comprises a storage node.

40. (Original) The semiconductor memory device of Claim 39, wherein the storage node comprises a source/drain region of the vertical transistor.

41-44. (Canceled)

45. (New) The semiconductor memory device of Claim 1, wherein a channel region of the second planar transistor comprises a portion of a channel region of the first planar

transistor.

46. (New) The semiconductor memory device of Claim 1, wherein the first planar transistor and the second planar transistor share a common source/drain region.